Constructive Computer Architecture:

Control Hazards

Arvind Computer Science & Artificial Intelligence Lab. Massachusetts Institute of Technology

October 11, 2017

Synchronous 2-Stage Pipeline



Fetch and Execute are concurrently active on two different instructions; Fetch guesses the next pc and Execute corrects it when necessary

Synchronous 2-Stage Pipeline



rule doPipeline ; pass pcF and predicted pc to let newInst = iMem.req(pcF); the execute stage let newPcF = nap(pcF); let newIR= Valid(Fetch2Decode{pc:pcF,ppc:newPcF, inst:newInst}); if(isValid(ir)) begin let x = fromMaybe(?, ir); let pc = x.pc; execute let inst = x.inst; let dInst = decode(inst); ... register fetch, exec, memory op, rf update ... let nextPC = eInst.brTaken ? eInst.addr : pc + 4; if (x.ppc != nextPC) begin newIR = Invalid; newPcF = nextPC; end end pcF <= newPcF; ir <= newIR;</pre> endrule



The critical path is not $(t_{iMem} + t_{exec})$

October 11, 2017

http://csg.csail.mit.edu/6.175

L12-4

Elastic two-stage pipeline



- We replace f2d register by a FIFO to make the machine more elastic, that is, Fetch keeps putting instructions into f2d and Execute keeps removing and executing instructions from f2d
- Fetch passes the pc and predicted pc in addition to the inst to Execute; Execute redirects the PC in case of a miss-prediction

An elastic Two-Stage pipeline

```
rule doFetch ;
       let inst = iMem.req(pcF);
       let newPcF = nap(pcF); pcF <= newPcF;</pre>
       f2d.eng(Fetch2Decode{pc:pcF, ppc:newPcF, inst:inst});
    endrule
                         Can these rules execute concurrently assuming
                         the FIFO allows concurrent eng, deg and clear?
     rule doExecute ;
                                                    No,
        let x = f2d.first; let pc = x.pc;
                                                    double writes in pc
        let inst = x.inst;
         ... register fetch, exec, memory op, rf update,
            nextPC ...
        if (x.ppc != nextPC) begin pcF <= eInst.addr;</pre>
                                      f2d.clear; end
        else f2d.deq;
    endrule
                          These rules can execute in any order,
                          however, the execution of doExecute
   clear vs deg?
                          may throw away fetched instructions
October 11, 2017
                           http://csg.csail.mit.edu/6.175
                                                                      L12-6
```

For concurrency make pc into an

EHR design 1

rule doFetch ; doFetch < doExecute let inst = iMem.req(pcF[0]); **let** newPcF = nap(pcF[0]); pcF[0] <= newPcF;</pre> f2d.enq(Fetch2Decode{pc:pcF[0], ppc:newPcF, inst:inst}); endrule Notice, for concurrency, f2d implementation must guarantee that (eng < clear) rule doExecute ; let x = f2d.first; let pc = x.pc; **let** inst = x.inst; ... register fetch, exec, memory op, rf update, nextPC ... if (x.ppc != nextPC) begin pcF[1] <= eInst.addr;</pre> f2d.clear; end else f2d.deq; endrule

Concurrency and Correctness Fetch < Execute



- Once Execute redirects the PC,
 - no wrong path instruction should be executed
 - the next instruction executed must be the redirected
 - Thus, concurrent execution requires (enq < clear)

Performance?

one

A dead-cycle or pipeline bubble after each miss prediction

October 11, 2017

Design 1 Performance

rule doFetch ;		doFetch < doExecute
let inst = iM	<pre>lem.req(pcF[0]);</pre>	enq < clear
<pre>let newPcF =</pre>	nap(pcF[0]);	
pcF[0] <= new	PcF;	
f2d.enq(Fetch	<pre>2Decode{pc:pcF[0], pp</pre>	c:newPcF, inst:inst});
endrule	f2d is guaranteed misprediction (the design)	to be empty after each same as the synchronous
rule doExecute	;	
let $x = f2d$.	<pre>first; let pc = x.pc; ipst;</pre>	
registe: nextPC .	r fetch, exec, memory	op, rf update,
if (x.ppc !=	nextPC) begin pcF[1] f2d.cl	<= eInst.addr; ear; end
else f2d.deg endrule	;	
October 11, 2017	http://csg.csail.mit.edu/6.17	75 L1

2 - 9

Design 2

doExecute < doFetch rule doFetch ; let inst = iMem.req(pcF[1]); **let** newPcF = nap(pcF[1]); pcF[1] <= newPcF;f2d.enq(Fetch2Decode{pc:pcF[1], ppc:newPcF, inst:inst}); endrule 1. Concurrency: should (clear < eng)? 2. Does this design have better performance? rule doExecute ; let x = f2d.first; let pc = x.pc; **let** inst = x.inst; ... register fetch, exec, memory op, rf update, nextPC ... if (x.ppc != nextPC) begin pcF[0] <= eInst.addr;</pre> f2d.clear; end else f2d.deq; endrule

Design 2 correctness/concurrency Execute < Fetch



Once Execute redirects the PC,

- no wrong path instruction should be executed
- the next instruction executed must be the redirected

Thus, concurrent execution requires (clear < enq)

Performance? No dead-cycle but the critical path length is $(t_{iMem} + t_{exec})$

Slower clock means every instruction will take longer!

October 11, 2017

one

Takeaway

- Get the functionality right before worrying about concurrency
- Introduce EHRs systematically to avoid rule conflicts; analyze various designs for dead cycles and critical path lengths
 - BSV compiler produces information about conflicts
 - Dead cycles can be estimated by running suitable benchmark programs
 - Estimation of critical paths is often difficult and requires hardware synthesis tools

Killing fetched instructions

- In the simple design with combinational memory we have discussed so far, all the mispredicted instructions were present in f2d. So the Execute stage can atomically:
 - Clear f2d
 - Set pc to the correct target

In highly pipelined machines there can be multiple mispredicted and partially executed instructions in the pipeline; it will generally take more than one cycle to kill all such instructions

Need a more general solution then clearing the f2d FIFO

Epoch: a method to manage control hazards

- Add an epoch register in the processor state
- The Execute stage changes the epoch whenever the pc prediction is wrong and sets the pc to the correct value
- The Fetch stage associates the current epoch with every instruction when it is fetched
- The epoch of the instruction is examined when it is ready to execute. If the processor epoch has changed the instruction is thrown away



An epoch based solution

rule doFetch ;	Can these rules execute concurrently ?
let instF=iMem.req(pcF	[0]);
<pre>let ppcF=nap(pcF[0]);</pre>	pcF[0]<=ppcF; yes
f2d.enq(Fetch2Decode{p	<pre>c:pcF[0],ppc:ppcF,epoch:epoch,</pre>
i	nst:instF});
endrule rule doExecute;	two values for epoch are sufficient
<pre>let x=f2d.first; let let inst = x.inst;</pre>	<pre>pc=x.pc; let inEp=x.epoch;</pre>
<pre>if(inEp == epoch) begdecode, register</pre>	in fetch, exec, memory op,
<pre>rf update nextPC if (x.ppc != nextPC)</pre>	<pre> begin pcF[1] <= eInst.addr;</pre>
end	epoch <= next(epoch); end
f2d.deq; endrule	

Discussion

- Epoch based solution kills one wrong-path instruction at a time in the execute stage
- It may be slow, but it is more robust in more complex pipelines, if you have multiple stages between fetch and execute or if you have outstanding instruction requests to the iMem
- It requires the Execute stage to set the pc and epoch registers simultaneously which may result in a long combinational path from Execute to Fetch

Decoupled Fetch and Execute



 In decoupled systems a subsystem reads and modifies only local state atomically

 In our solution, pc and epoch are read by both rules

 Properly decoupled systems permit greater freedom in independent refinement of

subsystems

October 11, 2017

A decoupled solution using epochs

Fetch fEpoch

eEpoch Execute

- Add fEpoch and eEpoch registers to the processor state; initialize them to the same value
- The epoch changes whenever Execute detects the pc prediction to be wrong. This change is reflected immediately in eEpoch and eventually in fEpoch via a message from Execute to Fetch



In the execute stage, reject, i.e., kill, the instruction if its epoch does not match eEpoch

Control Hazard resolution

A robust two-rule solution



October 11, 2017

Two-stage pipeline Decoupled code structure

```
module mkProc(Proc);
  Fifo#(Fetch2Execute) f2d <- mkFifo;</pre>
  Fifo#(Addr) redirect <- mkFifo;</pre>
  Reg#(Bool) fEpoch <- mkReg(False);</pre>
  Reg#(Bool) eEpoch <- mkReg(False);</pre>
  rule doFetch;
    let inst = iMem.req(pcF);
    . . .
    f2d.enq(... inst ..., fEpoch);
  endrule
  rule doExecute;
    if(inEp == eEpoch) begin
       Decode and execute the instruction; update state;
      In case of misprediction, redirect.eng(correct pc);
                                    end
    f2d.deq;
  endrule
endmodule
```

The Fetch rule

rule doFetch;	
<pre>let inst = iMem.req(pcF);</pre>	
<pre>if(!redirect.notEmpty)</pre>	
begin	
let newPcF = nap(pcF	7);
<pre>pcF <= newPcF;</pre>	
f2d.enq(Fetch2Execut	ce{pc: pcF, ppc: newPcF,
	<pre>inst: inst, epoch: fEpoch});</pre>
end	
else	
begin	
<pre>fEpoch <= !fEpoch;</pre>	<pre>pcF <= redirect.first;</pre>
redirect.deq;	
end	
endrule	Notice: In case of PC redirection,
	nothing is engueued into f2d
	norming is chiqueded into 12d

1

The Execute rule

rule doExecute;

let x = f2d.first;

let inst = x.inst; let pc = x.pc; let inEp = x.epoch;

if(inEp == eEpoch) begin

... decode, register fetch, exec, memory op,

rf update nextPC ...

if (x.ppc != nextPC) begin redirect.enq(eInst.addr);

eEpoch <= !inEp; end</pre>

end

f2d.deq;

endrule

Can doFetch and doExecute execute concurrently?

yes, assuming CF FIFOs

Epoch mechanism is independent of the sophisticated branch prediction schemes that we will study later

October 11, 2017